A capacitor mismatch calibration scheme for SAR ADC based on genetic algorithm
نویسندگان
چکیده
Abstract Capacitor mismatch problem due to process variation causes weight error, which deteriorates the linearity of SAR ADC. In this paper, a novel calibration scheme based on genetic algorithm(GA) combined with radix‐less‐than‐2 ADC is proposed extract error caused by capacitor mismatch. This foreground and no extra injections are added. The GA‐based simulated 40 nm CMOS technology. After calibration, ENOB increases from 10.19 bits 11.46 bits, INL changes +2.22/−2.12 LSB +0.81/−0.80 LSB, DNL +1.79/−1.00 +0.99/−1.00LSB. As can be seen simulation results, effectively improve deterioration
منابع مشابه
A Mismatch-Immune 12-bit SAR ADC With Completely Reconfigurable Capacitor DAC
We overcome mismatch constraints of capacitor DAC design in SAR ADCs using a completely reconfigurable DAC with content addressable memory beneath groupings of unit capacitors. We demonstrate a linearity optimization technique in simulation and measurement. We achieve a nearly 2-bit repeatable ENOB improvement with a peak of 11.3 bits.
متن کاملDigital Calibration of SAR ADC
Four techniques for digital background calibration of SAR ADC are presented and compared. Sub-binary redundancy is the key to the realization of these techniques. Some experimental and simulation results are covered to support the effectiveness of these techniques. Keywords—SAR ADC, digital background calibration, DAC mismatch, bit weight, sub-binary redundancy
متن کاملA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملEnergy-efficient and reference-free monotonic capacitor switching scheme with fewest switches for SAR ADC
A novel switching scheme for low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive approximation register (SAR) analogue to-digital converters (ADCs) is presented which requires only 2 references, VREF and ground. With the monotonic capacitor switching procedure and C-2C dummy capacitor, the proposed switching scheme achieves 90.61% less switching energy, 7...
متن کاملBackground Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme
This brief paper describes a background calibration algorithm for a pipelined ADC with an open-loop amplifier using a Split ADC structure. The open-loop amplifier is employed as a residue amplifier in the first stage of the pipelined ADC to realize low power and high speed. However the residue amplifier as well as the DAC suffer from gain error and non-linearity, and hence they need calibration...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics Letters
سال: 2023
ISSN: ['0013-5194', '1350-911X']
DOI: https://doi.org/10.1049/ell2.12762